Credo Technology Group to Exhibit at Chiplet Summit 2024
SAN JOSE, Calif.-- Feb. 6, 2024 -- Credo Technology Group Holding Ltd (“Credo”) (Nasdaq: CRDO), an innovator in providing secure, high-speed connectivity solutions that deliver improved power efficiency as data rates and corresponding bandwidth requirements increase throughout the data infrastructure market, will be exhibiting in booth 316 at the Chiplet Summit Conference and Exhibition taking place February 6-8, at the Santa Clara Convention Center.
The summit is an excellent platform for Credo representatives to discuss the company’s comprehensive family of chiplet and intellectual property (IP) solutions with the chiplet ecosystem. Attendees are encouraged to visit booth 316 to receive briefings on all Credo’s chiplet offerings including the recent portfolio expansion of the 112G PAM4 SerDes IP family in the latest process technology.
Jeff Twombly, Vice President of Business Development, will also participate in a panel discussion on the Best Ways to Optimize Chiplets.
Panel C-103: Best Ways to Optimize Chiplets
Location: Great America Meeting Room 3
Time: Wednesday, February 7th, 4:30 PST
Session Description: Chiplet optimization may involve many approaches. Power demands can be reduced by lowering voltage levels or reducing operating frequencies. Throughput can be increased by using faster interfaces or shortening distances between devices. Other approaches include using optical interconnect instead of electrical, using faster memory technologies such as MRAM, or avoiding structures such as interposers which slow down signals.
Credo invites all Chiplet Summit attendees to visit booth 316 and attend our panel to learn more.
About Credo
Our mission is to deliver high-speed solutions to break bandwidth barriers on every wired connection in the data infrastructure market. Credo is an innovator in providing secure, high-speed connectivity solutions that deliver improved power efficiency as data rates and corresponding bandwidth requirements increase exponentially throughout the data infrastructure market. Our innovations ease system bandwidth bottlenecks while simultaneously improving on power, security, and reliability. Our connectivity solutions are optimized for optical and electrical Ethernet applications, including the emerging 100G (or Gigabits per second), 200G, 400G, 800G and the emerging 1.6T (or Terabits per second) port markets. Credo products are based on our proprietary Serializer/Deserializer (SerDes) and Digital Signal Processor (DSP) technologies. Our product families include Integrated Circuits (ICs) for the optical and line card markets, Active Electrical Cables (AECs) and SerDes Chiplets. Our intellectual property (IP) solutions consist primarily of SerDes IP licensing.
For more information, please visit https://www.credosemi.com.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Adeia Demonstrates Hybrid Bonding Technology During Chiplet Summit 2024
- Alphawave Semi ‘Redefines Connectivity’ in AI Hardware and Edge AI Summit 2024 Presentation on Chiplet Interconnects
- Chiplet Summit 2024 Focuses on Accelerating Generative AI
- Empower Semiconductor to Present at Chiplet Summit 2024 on Eliminating External Regulators in Chiplet Architectures
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC