Pre-Registration Opens for Chiplet Summit
SAN DIEGO -- November 22, 2024 -- Chiplet Summit opens pre-registration today for its third annual event on January 21-23 at the Santa Clara Convention Center. All major chip makers have adopted chiplets as their way to produce devices at leading-edge nodes.
The event covers the latest architectures, development platforms and methods, and applications. Expert panels will discuss best choices, optimization, and long-term trends. Pre-conference seminars will focus on chiplet basics, packaging methods, die-to-die interface basics, design methods, working with foundries, die-to-die interface applications, and the Open Chiplet Economy. Other features include a high-powered superpanel on “Chiplets: The Key to Solving the AI Energy Gap,” an expert table session (with beer and pizza), and an annual update of technologies and markets.
Industry-leading keynotes offer insight into trends and roadmaps. Speakers represent Synopsys, Alphawave Semi, Arm, Teradyne, Cadence, Keysight, and Open Compute Project (OCP). The focus is on best methods for designing processors, coprocessors, communications devices, and AI chips.
“In 2025, we expect to see the full impact of chiplets,” said Chuck Sobey, Summit General Chair. “They are ideal for applications such as AI that demand huge improvements in throughput, power consumption, and latency. Chiplet Summit helps designers make the right decisions for their projects.”
Chiplet Summit also features innovative products from industry leaders such as Synopsys, Alphawave Semi, Arm, Teradyne, Cadence, Keysight, Open Compute Project, Achronix, Siemens EDA, and SK hynix.
To discuss sponsoring and exhibiting, contact:
Elizabeth Leventhal, Exhibit Sales Director, Elizabeth@ChipletSummit.com +1.760.809.5755
About Chiplet Summit
Chiplet Summit showcases the emerging chiplet market. The Summit is a product of Semper Technologies. For more information, see www.chipletsummit.com.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Chiplet Summit to Focus on New Packages and AI Applications in 2025
- Sarcina Technology Demonstrates Packaging Capabilities at Chiplet Summit
- Adeia Demonstrates Hybrid Bonding Technology During Chiplet Summit 2024
- Credo Technology Group to Exhibit at Chiplet Summit 2024
Latest News
- Test & Yield Challenges of Chiplet-Based Semiconductor Products
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure