Cadence Rolls Out System Chiplet to Reorganize the SoC
By James Morra, ElectronicDesign (December 18, 2024)
Learn more about the motivations behind Cadence’s new Arm-based system chiplet in the latest installment of The Briefing.
The semiconductor industry is moving out of the monolithic age of the system-on-chip (SoC).
Instead of arranging every building block of IP on the same slab of silicon, the movers and shakers in the chip market are breaking them down and bundling them into separate smaller chiplets. Each of these smaller chiplets can be made using the most optimal process technology for the job in the system. Integrating all of the chips together with 2.5D packaging or 3D integration makes it possible to mimic a single large chip.
In principle, companies could take care of the chiplets at the heart of the processor—for instance, chiplets for general-purpose computing based on CPU cores, or those housing high-performance accelerators such as GPUs. Then they could choose off-the-shelf chiplets for the memory, connectivity, or other features. In practice, most companies construct the chiplets by themselves due to the cost and complexity of adopting third-party chiplets and the limited standards surrounding them.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
- Cadence, Siemens back ARM automotive chiplet push
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec’s Automotive Chiplet Program
- Outlook 2025: Embracing the chiplet journey
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC