Benefits And Challenges In Multi-Die Assemblies
What makes advanced packaging so attractive to some companies and not others.
By Ed Sperling And Laura Peters, SemiEngineering | April 2nd, 2025
Semiconductor Engineering sat down to discuss chiplets, hybrid bonding, and new materials with Michael Kelly, vice president of Chiplets and FCBGA Integration at Amkor; William Chen, fellow at ASE; Dick Otte, CEO of Promex Industries; and Sander Roosendaal, R&D director at Synopsys Photonics Solutions. What follows are excerpts of that discussion.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related News
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- What’s next for multi-die systems in 2024?
- Chiplet Summit to Focus on New Packages and AI Applications in 2025
- TSMC to Provide 3DIC Integration for AI Chips in 2027, Featuring 12 HBM4 and Chiplets Manufactured with A16
Latest News
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- NHIZ promotes chiplet industry's development and cooperation
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- Breaking the Memory Wall: How d-Matrix Is Redefining AI Inference with Chiplets
- Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks