Axelera plans AI chiplets for automotive
By Nick Flaherty, eeNews Automotive (January 10, 2024)
Dutch edge AI chip designer Axelera is planning a version of its in memory computing AI architecture for automotive chiplets.
“We are already part of the imec chiplet consortium and a EU consortium to standardise RISC-V in AI acceleration,” said Fabrizio del Maffeo, CEO and co-funder of Axelera AI in the Netherlands tells eeNews Europe Automotive.
Belgian research lab imec pulled together a group to develop chiplet technology for automotive that includes European car makers.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related News
- Automotive AI: ADAS, Functional Safety and Chiplets
- TSMC to Provide 3DIC Integration for AI Chips in 2027, Featuring 12 HBM4 and Chiplets Manufactured with A16
- Glass substrate alliance for AI chiplets
- Safety architecture boosts automotive GPU for chiplets
Latest News
- Can Chiplets Serve Cost-Conscious Apps?
- TechInsights Releases Initial Findings of its NVIDIA Blackwell HGX B200 Platform Teardown
- SEMI Silicon Photonics Industry Alliance Launches Three Special Interest Groups to Lay Out a Technology Roadmap
- Wave Photonics Acquires Phoelex Chiplet IP to Power Datacoms & AI Growth
- 3D-IC Ecosystem Starts To Take Form