Axelera plans AI chiplets for automotive
By Nick Flaherty, eeNews Automotive (January 10, 2024)
Dutch edge AI chip designer Axelera is planning a version of its in memory computing AI architecture for automotive chiplets.
“We are already part of the imec chiplet consortium and a EU consortium to standardise RISC-V in AI acceleration,” said Fabrizio del Maffeo, CEO and co-funder of Axelera AI in the Netherlands tells eeNews Europe Automotive.
Belgian research lab imec pulled together a group to develop chiplet technology for automotive that includes European car makers.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Automotive AI: ADAS, Functional Safety and Chiplets
- TSMC plans automotive chiplet process for 2025
- TSMC to Provide 3DIC Integration for AI Chips in 2027, Featuring 12 HBM4 and Chiplets Manufactured with A16
- Glass substrate alliance for AI chiplets
Latest News
- Back-End Packaging And Test: From Lessons Learned To Future Innovations
- Developing the Framework of Chiplet Economy with Nandan, Baya Systems
- Lam Research Ushers in New Era of Semiconductor Metallization with ALTUS® Halo for Molybdenum Atomic Layer Deposition
- EV Group Highlights Revolutionary Temporary Wafer Bonding and Debonding Solution for HBM and 3D DRAM at SEMICON Korea
- What’s Next In Advanced Packaging?