The Age of Chiplets is Upon Us
The idea of chiplets is simple: develop the best semiconductors for the needed functions using the most proper manufacturing process. Then combine an assortment of chiplets on a multi-die package, and voila! A lower-cost approach to advanced semiconductors.
The concept also implies using pre-existing semiconductor components for standard functions and focusing new design efforts on the specific functionality needed for the target market or use case. The package can be less costly since design teams can use the most appropriate manufacturing technology for a particular function. For example, many I/O functions do not need, nor benefit from, advanced process nodes and can be manufactured in older, less expensive geometries.
This article examines two recently unveiled enabling technologies: a system chiplet from Cadence Design and Arm Holdings and new interconnect technologies from Intel that provide the glue needed to assemble the puzzle into a compelling solution. We will also examine the benefits of chiplet-based designs and some reasons why they may not make sense. For example, Nvidia does not use chiplets—at least not yet. We explore why that is the case.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- Driving the Development and Deployment of Chiplets in the Automotive Industry
- Scaling AI Data Centers: The Role of Chiplets and Connectivity
- The Future of Chiplet Reliability
- Prototyping Chiplets from the Desktop!
Latest Blogs
- AMI Outlines Full Support for Arm Total Design Chiplet Architecture to Custom Silicon Designers and Producers at APAC ATD Summit
- Faster, More Collaborative SoC and Chiplet Architecture Exploration: Introducing Synopsys Platform Architect Development Kit (PADK)
- Multi-Die Design Challenges: Industry Leaders Provide Insights and Guidance
- UCIe Full SI Analysis Flow with Compliance Check for Heterogeneous Integration
- Foundry 2.0 – the New Path Forward for Moore’s Law