Droplet
A droplet is a complete semiconductor design delivered as manufacturing-ready design data rather than as a physical silicon die. The term is primarily used to describe a finished system-on-chip (SoC) or chiplet design that customers can manufacture through their own production channels.
A droplet typically contains the final physical layout of the design, its intellectual property cores, interface circuitry and electrostatic-discharge protection. It is generally delivered as a Graphic Design System (GDS) file or an equivalent foundry-ready design database.
The term is not formally standardized across the semiconductor industry. Its meaning may consequently vary between vendors.
Concept
A droplet occupies an intermediate position between a conventional semiconductor IP core and a physical chiplet.
A conventional IP core provides a reusable functional block that must be integrated with other components to create a complete integrated circuit. A droplet extends this model by supplying the physical design of an entire chip, chiplet or subsystem that is substantially ready for fabrication.
Unlike a physical chiplet, the droplet itself is not manufactured silicon. The customer receives the design files and remains responsible for fabrication, packaging and, depending on the commercial arrangement, final manufacturing sign-off.
Contents
A semiconductor droplet may include:
- a complete SoC, chiplet or subsystem design;
- hardened analog and digital macros;
- integrated semiconductor IP cores;
- input/output and interface circuitry;
- electrostatic-discharge protection;
- power-management and monitoring functions;
- physical layout information;
- process-specific implementation data; and
- documentation required for integration and manufacturing.
The exact contents depend on the vendor, application and foundry process.
Comparison with other semiconductor deliverables
| Characteristic | IP core | Droplet | Chiplet |
|---|---|---|---|
| Delivered as | Design files | Complete manufacturing-ready design | Physical unpackaged die |
| Typical scope | Individual function or subsystem | Finished chip, chiplet or major subsystem | Manufactured functional component |
| Physical silicon supplied | No | No | Yes |
| Customer fabrication required | Yes | Yes | No |
| Integration work | Usually extensive | Reduced, but still required | Primarily package-level |
| Process dependency | Soft IP may be portable; hard IP is process-specific | Generally process-specific | Already fabricated |
| Typical commercial model | Licence and royalties | Design licence, manufacturing rights or custom agreement | Component purchase or supply agreement |
Difference from a chiplet
A chiplet is a physical semiconductor die designed for integration with other dies in a common package. It may be mounted on an organic substrate, silicon interposer or redistribution layer, or vertically stacked in a 3D configuration.
A droplet, by contrast, is the digital representation of a finished semiconductor design. It can potentially be manufactured as a standalone chip or as a chiplet, but no physical die is supplied as part of the droplet itself.
The distinction can be summarized as follows:
A chiplet is manufactured silicon; a droplet is a design that can be manufactured as silicon.
This approach allows customers with established foundry and packaging relationships to control their own manufacturing flow while acquiring a substantially complete design from an external provider.
Difference from a hard macro
A hard macro is a physical implementation of a specific semiconductor IP function, optimized for a particular manufacturing process. Examples include analog-to-digital converters, phase-locked loops, memory blocks and high-speed interface PHYs.
A droplet may contain several hard macros, but its scope is broader. It represents an entire chip, chiplet or self-contained subsystem rather than an individual functional block.
Some industry observers nevertheless use droplet more broadly for a hardened subsystem that cannot operate independently and must be surrounded by other functions. Under this interpretation, the boundary between a droplet and a large hard macro is not always clear.
Related Blogs
Featured Content
- EdgeCortix 推出 RAIDEN:专为物理 AI 打造的高能效、可扩展 AI 小芯片平台
- 拓展芯片集成尺寸边界 盛合晶微发布3.3倍硅基2.5D封装技术
- Arteris 加速行业向 Multi-Die 芯粒架构转型
- EdgeCortix与Kawasaki Heavy Industries签署价值数百万美元的多年期协议,以推进下一代AI赋能型空中防御系统的发展
- 合见工软UCIe芯粒互联 IP助力东方算芯 3D 算力芯片开发面世,打通关键互联路径
- Credo在开放计算项目(OCP)框架内贡献OmniConnect Scale-In互连方案,破解AI推理"内存墙"难题
- Point2獲Maverick Silicon投資,NVentures與UMC亦有參與
- 新思科技 Multi-Die 整体解决方案赋能 AMD Instinct™ MI455X GPU 设计
- 新思科技在SAFE Forum 2026上发布基于三星最新工艺的AI与Muti-Die功耗性能优化成果
- Allegro DVT 在突破性的 CHASSIS 汽車基礎晶粒(Base Die)開發中發揮關鍵作用
- Credo 完成对 DustPhotonics 的收购
- 北京大学团队在面向“韬定律”3D逻辑折叠设计“真3D”EDA方向取得关键进展
- 创意电子于 TSMC 欧洲技术论坛展示 VSORA Jotunn8 AI 推理处理器
- HyperLight、聯華電子與聯穎光電宣布攜手合作推動TFLN Chiplet™平台晶圓製造量產
- Arteris 片上网络技术在全球范围内实现了 40 亿颗芯片和芯粒的部署里程碑