TSMC plans automotive chiplet process for 2025
By Nick Flaherty, eeNews Europe (May 15, 2024)
TSMC is planning automotive qualified versions of its 3D fabric chiplet technology by the end of 2025.
The InFO-oS fanout technology will support multiple SoC devices on a substrate, with the first automotive chiplet process design kit (PDK) towards the end of this year and the full PDK early in 2026.
The CoWoS-R process will support SOCs with high performance HBM memory via an interposer to the substrate. The initial PDK will be available shortly with the full PDK similarly early in 2026.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Renesas Unveils Industry’s First Automotive Multi-Domain SoC Built with 3-nm Process Technology with Chiplet Extensions
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- Jumpstarting The Automotive Chiplet Ecosystem
- Eliyan Delivers Industry’s Highest Performing Chiplet Interconnect PHY at 64Gbps in 3nm Process
Latest News
- Back-End Packaging And Test: From Lessons Learned To Future Innovations
- Developing the Framework of Chiplet Economy with Nandan, Baya Systems
- Lam Research Ushers in New Era of Semiconductor Metallization with ALTUS® Halo for Molybdenum Atomic Layer Deposition
- EV Group Highlights Revolutionary Temporary Wafer Bonding and Debonding Solution for HBM and 3D DRAM at SEMICON Korea
- What’s Next In Advanced Packaging?