TSMC plans automotive chiplet process for 2025
By Nick Flaherty, eeNews Europe (May 15, 2024)
TSMC is planning automotive qualified versions of its 3D fabric chiplet technology by the end of 2025.
The InFO-oS fanout technology will support multiple SoC devices on a substrate, with the first automotive chiplet process design kit (PDK) towards the end of this year and the full PDK early in 2026.
The CoWoS-R process will support SOCs with high performance HBM memory via an interposer to the substrate. The initial PDK will be available shortly with the full PDK similarly early in 2026.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Renesas Unveils Industry’s First Automotive Multi-Domain SoC Built with 3-nm Process Technology with Chiplet Extensions
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
Latest News
- Alphawave Semi Partners with PCISig, CXL Consortium, UCIe Consortium, Samtec and Lessengers to Showcase Advances in AI Connectivity at Supercomputing 2024
- Lightmatter and Amkor Technology Partner to Build World’s Largest 3D Photonics Package
- Lightmatter and ASE Partner to Bring 3D Photonics to Market
- Breaking Boundaries: Chiplet Interconnects, SDVs & electronica 2024
- The Evolution of Interconnects in Microelectronics Packaging