TSMC plans automotive chiplet process for 2025
By Nick Flaherty, eeNews Europe (May 15, 2024)
TSMC is planning automotive qualified versions of its 3D fabric chiplet technology by the end of 2025.
The InFO-oS fanout technology will support multiple SoC devices on a substrate, with the first automotive chiplet process design kit (PDK) towards the end of this year and the full PDK early in 2026.
The CoWoS-R process will support SOCs with high performance HBM memory via an interposer to the substrate. The initial PDK will be available shortly with the full PDK similarly early in 2026.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Renesas Unveils Industry’s First Automotive Multi-Domain SoC Built with 3-nm Process Technology with Chiplet Extensions
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
- Cadence, Siemens back ARM automotive chiplet push
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC