Silicon Box’s Business Head on how chiplet architecture transforms semiconductor scalability
By Sainul Abudheen K, e27 (January 29, 2024)
In a detailed interview, Silicon Box's Head discusses how chiplet architecture transforms semiconductor scalability, fosters industry collaboration, and fuels global expansion
Singapore-based Silicon Box enables chiplet architecture, allowing chip designers freedom from the constraints of a single, monolithic chip for processing. By leveraging multiple smaller chips interconnected in a single package, chip designers can create the equivalent of a system-on-a-chip (SoC) in a package.
The company recently raised US$200 million in Series B funding from BRV Capital, Event Horizon Capital, Maverick Capital, and others, intending to reshape the semiconductor landscape. The capital will primarily go into expanding production in its US$2-billion packaging factory in Singapore.
In this interview with e27, Michael Han, Silicon Box’s Head of Business, discusses the impact of capital injection on factory expansion and the opportunities and challenges of the company.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Tata Electronics bets big on Singapore-based semiconductor co Silicon Box
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- TDK Ventures invests in Silicon Box and its revolutionary chiplet technology
- Silicon Box Accelerates Industry Leadership With Production Commencement at its World Leading Advanced Packaging Facility and Series B Fundraising
Latest News
- Siemens expands OSAT Alliance membership to build domestic semiconductor supply chains
- Marvell Delivers Advanced Packaging Platform for Custom AI Accelerators
- Executive Outlook: Chiplets, 3D-ICs, and AI
- AMD Acquires Enosemi to Accelerate Co-Packaged Optics Innovation for AI Systems
- ASE Announces FOCoS-Bridge With TSV; Latest Package Technology Reduces Power Loss by 3x for Next-Generation AI and HPC Applications