Chiplet Interfaces Embrace Failures
Why lane swapping is essential to meet assembly yield.
By Anne Meixner, Semi Engineering | August 12th, 2025
Redundancy in chiplet interfaces is now a prerequisite for achieving sufficient yield in high-performance computing devices, which today are packed with tens of thousands of interconnects. And as the number and density of those interconnects increases, the prospects for yield only worsen.
For more than two decades, high-speed I/O interfaces have included reliability strategies to manage in-field system board failures. For example, the PCI Express 2.0 standard introduced in 2007 included 16 lanes for transactions. But if there was a lane failure then only 8 of those lanes were utilized, cutting the transaction rate in half. Commonly referred to as graceful degradation, this remains a strategy for computing chiplet interfaces such as UCIe.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- OPENEDGES Unveils UCIe Chiplet Controller IP, Expanding Design Portfolio
- SK hynix Reportedly Plans to Implement Chiplet Technology in Memory Controllers within Three Years
- Defining The Chiplet Socket
- The Basics of Chiplet Integration and Importance of Adhesive Solutions
Latest News
- Asicland Marks First Anniversary of ‘Taiwan R&D Center’
- Sarcina pioneers next-generation UCIe-A/S chiplet interconnects for AI systems
- Ayar Labs and Alchip to Scale AI Infrastructure with Co-Packaged Optics
- Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness
- BOS Semiconductors Introduces the Industry’s First Chiplet-Based NPU Samples, Expanding Supply to Global Automotive OEMs