Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
SUNNYVALE, Calif., Jan. 21, 2025 -- Blue Cheetah Analog Design today announced the successful tape-outs of its next generation BlueLynx™ die-to-die (D2D) PHY on Samsung Foundry's SF4X 4nm advanced manufacturing process. The latest PHY supports both advanced and standard chiplet packaging with an aggregate throughput exceeding 100 Tbps while achieving industry-leading silicon area footprint and power consumption. BlueLynx D2D subsystem IP enables chip architects to meet the bandwidth density and environmental robustness necessary to ensure production deployment success while preserving use case flexibility.
Using Samsung Foundry's SF4X 4nm advanced process, the latest BlueLynx PHY supports both standard 2D and advanced 2.5D packages and enables system designers to seamlessly change packaging technologies in current and future implementations. Customer deliveries started in 2024 with silicon characterization in both advanced and standard packaging applications expected in early Q2 2025.
Blue Cheetah's IP solutions are customizable and are used in AI/ML, high-performance computing, networking, and mobile applications in advanced process nodes. BlueLynx PHY solutions support Universal Chiplet Interconnect Express (UCIe) and the Open Compute Project (OCP) Bunch of Wires (BoW) interfaces. An optional link layer connects to on-die buses/Networks-on-Chip (NoCs) using various standards, including AXI4, AXI5 Lite, ACE, and CHI.
"Samsung Electronics offers a robust portfolio of advanced foundry process technologies optimized for generative AI and HPC chips," said Ben Hyo Gyuem Rhew, vice president and the head of the IP Development Team at Samsung Electronics. "Blue Cheetah's BlueLynx PHY technology enables our customers to maximize their chiplet-based design performance with accelerated time to market using silicon-proven IP."
"Die-to-die interconnect technology is a crucial component of any chiplet design," said Blue Cheetah's CEO and co-founder, Elad Alon. "We are excited to be able to offer our customizable state-of-the-art chiplet interconnect solutions on Samsung's advanced logic process nodes."
About Blue Cheetah Analog Design
Blue Cheetah provides customizable standards-based die-to-die interconnect solutions for chiplets. Its state-of-the-art semiconductor IP solutions are process-adaptable and customizable to achieve industry-leading power, performance, and area for high-performance computing, AI/ML, networking, mobile, and many other applications. The company's BlueLynx platform provides chip makers the fastest, lowest-risk path to application-optimized chiplet interconnect solutions. Blue Cheetah was founded in 2018 and is headquartered in Sunnyvale, California. Visit https://www.bcanalog.com/.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Eliyan Ports Industry’s Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Tenstorrent Selects Blue Cheetah Chiplet Interconnect IP For Its AI and RISC-V Solutions
- Baya Systems and Blue Cheetah Partner to Deliver Chiplet Interconnect Solutions
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
Latest News
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- Numem Overcomes AI Performance Barriers with Next-Gen Memory Solutions, Highlights Innovations at Chiplet Summit
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets