Why Chiplets and why now?
It has been a busy couple weeks for chiplet news. NVIDIA announced an exciting new NVLink-C2C interconnect for tightly coupled links between its CPU, DPU, GPU, and other integrations with its partners and customers. And UCIe (Universal Chiplet Interconnect Express), whose charter is to build an ecosystem for on-package innovation, was formed. In this blog, we look at key use cases driving chiplet adoption and how Arm is contributing to help drive a successful chiplet ecosystem.
Chiplets have been around for many years across many different applications, but we are at an inflection point. Chiplets can increase performance by expanding beyond the reticle limit while still providing the ability to manage silicon cost. The slowing of Moore’s law has been discussed in the industry for some time. While advanced nodes (5nm and below) offer a benefit for logic, the scaling of IO and memory components of a system-on-a-chip (SoC) has slowed significantly, which translates to higher cost for less benefit.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Blogs
- Four Reasons Chiplets Will Take Over the World (and why it hasn’t happened yet)
- AI Energy Gap and Chiplets: Why Data Movement Matters
- What is a Chiplet, and Why Should You Care?
- The Automotive Industry's Next Leap: Why Chiplets Are the Fuel for Innovation
Latest Blogs
- Simulation Solutions for the Structural Integrity of Chip Packages
- Overcoming interconnect obstacles with co-packaged optics (CPO)
- Chiplets: 8 best practices for engineering multi-die designs
- Demystifying 3D ICs: A practical framework for heterogeneous integration
- Accelerating Next-Generation EMIB-T Packaging: A Collaboration Between Synopsys and Intel Foundry