Why Chiplets and why now?
It has been a busy couple weeks for chiplet news. NVIDIA announced an exciting new NVLink-C2C interconnect for tightly coupled links between its CPU, DPU, GPU, and other integrations with its partners and customers. And UCIe (Universal Chiplet Interconnect Express), whose charter is to build an ecosystem for on-package innovation, was formed. In this blog, we look at key use cases driving chiplet adoption and how Arm is contributing to help drive a successful chiplet ecosystem.
Chiplets have been around for many years across many different applications, but we are at an inflection point. Chiplets can increase performance by expanding beyond the reticle limit while still providing the ability to manage silicon cost. The slowing of Moore’s law has been discussed in the industry for some time. While advanced nodes (5nm and below) offer a benefit for logic, the scaling of IO and memory components of a system-on-a-chip (SoC) has slowed significantly, which translates to higher cost for less benefit.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related Blogs
- What is a Chiplet, and Why Should You Care?
- The Automotive Industry's Next Leap: Why Chiplets Are the Fuel for Innovation
- Why 2023 Holds Big Promise for Multi-Die Systems
- RISC-V Chiplets, Disaggregated Die, and Tiles
Latest Blogs
- The Future of Chip Connectivity: UCIe and Optical I/O FAQs Explained
- Chiplets revolutionizing semiconductor design and integration
- Chiplets Have Become Essential in a Post-Moore's Law World
- The Future of Chip Connectivity: UCIe and Optical I/O FAQs Explained
- Synopsys-Ansys 2.5D/3D Multi-Die Design Update: Learning from the Early Adopters