Towards Scalable Multi-Chip Wireless Networks with Near-Field Time Reversal
By Ama Bandara, Fátima Rodríguez-Galán, Pau Talarn, Elana Pereira de Santana, Peter Haring Bolívar, Eduard Alarcón, Sergi Abadal
A.Bandara, F. Rodríguez-Galán, P. Talarn, E. Alarcón, S. Abadal are with Universitàt Politècnica de Catalunya, Spain. E. Pereira de Santana and P. Haring Bolívar are with University of Siegen, Germany
The concept of Wireless Network-on-Chip (WNoC) has emerged as a potential solution to address the escalating communication demands of modern computing systems due to their low-latency, versatility, and reconfigurability. However, for WNoC to fulfill its potential, it is essential to establish multiple high-speed wireless links across chips. Unfortunately, the compact and enclosed nature of computing packages introduces significant challenges in the form of Co-Channel Interference (CCI) and Inter-Symbol Interference (ISI), which not only hinder the deployment of multiple spatial channels but also severely restrict the symbol rate of each individual channel. In this paper, we posit that Time Reversal (TR) could be effective in addressing both impairments in this static scenario thanks to its spatiotemporal focusing capabilities even in the near field. Through comprehensive full-wave simulations and bit error rate analysis in multiple scenarios and at multiple frequency bands, we provide evidence that TR can increase the symbol rate by an order of magnitude, enabling the deployment of multiple concurrent links and achieving aggregate speeds exceeding 100 Gb/s. Finally, we evaluate the impact of reducing the sampling rate of the TR filter on the achievable speeds, paving the way to practical TR-based wireless communications at the chip scale.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related Technical Papers
- Muchisim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems
- Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
- Multi-Chiplet Marvels: Exploring Chip-Centric Thermal Analysis
- SCAR: Scheduling Multi-Model AI Workloads on Heterogeneous Multi-Chiplet Module Accelerators
Latest Technical Papers
- FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
- ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
- ATPlace2.5D: Analytical Thermal-Aware Chiplet Placement Framework for Large-Scale 2.5D-IC
- Advanced Chiplet Placement and Routing Optimization considering Signal Integrity
- Building Advanced 3D Devices with DBI®