Re-imagining Memory through Advanced Chiplet Innovation with ZeroPoint Technologies’ Nilesh Shah
April 24, 2024 -- TechArena host Allyson Klein chats with ZeroPoint Technologies’ VP of Business Development Nilesh Shah about the AI era demands for memory innovation, how advanced chiplet architectures will assist semiconductor teams in advancing memory access for balanced system delivery, and how ZeroPoint Technologies plans to play a strategic role in this major market transition.
Related Chiplet
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
- 400G Transmitter Chiplet for 400G, 800G and 1.6T Pluggable Transceivers
- FPGA Chiplets with 40K -600K LUTS
Related News
- Keysight Introduces Chiplet PHY Designer for Simulating D2D to D2D PHY IP Supporting the UCIe™ Standard
- Alchip Technologies Demonstrates IC Ecosystem at Chiplet Summit
- AMD Receives IEEE 2024 Corporate Innovation Award for Leadership in Chiplet Design for High-Performance and Adaptive Computing
- Keysight Introduces PCIe Designer and Chiplet PHY Designer for Digital Standards-Driven Simulation Workflows
Latest News
- EdgeCortix Receives 4 Billion Yen Subsidy from Japan’s NEDO to Advance Energy-Efficient AI Chiplets for Post-5G Communication Systems
- NAPMP announces chiplets R&D area
- Tenstorrent Expands Deployment of Arteris’ Network-on-Chip IP to Next-Generation of Chiplet-Based AI Solutions
- Arm's Data Center Advances: Chiplets, Efficiency & AI Integration
- Chiplets Make Progress Using Interconnects As Glue