Alphawave Semi’s quest for open chiplet ecosystem
By Majeed Ahmad, EDN (June 17, 2024)
The open chiplet ecosystem is steadily taking shape, one design demonstration at a time. Take, for instance, Alphawave Semi, which has announced the tape-out of what it claims to be the industry’s first off-the-shelf multi-protocol I/O connectivity chiplet on TSMC’s 7-nm process node.
This multi-standard I/O chiplet employs an IP portfolio complaint with Ethernet, PCIe, CXL, and Universal Chiplet Interconnect Express (UCIe) Revision 1.1 standards. It delivers a total bandwidth of up to 1.6 Tbps with up to 16 lanes of multi-standard PHY supporting silicon-proven PCIe 6.0, CXL 3.x, and 800G Ethernet IPs.
A couple of months ago, Alphawave Semi announced the development of a chiplet connectivity platform on TSMC’s 3-nm process node. It’s a UCIe subsystem comprising PHY and controller which can deliver 24 Gbps data rates. The 24-Gbps UCIe subsystem is compliant with the UCIe Revision 1.1 specification and includes a highly configurable die-to-die controller that supports streaming, PCIe/CXLTM, AXI-4, AXI-S, CXS, and CHI protocols.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Alphawave Semi Taped-Out Industry Leading 64Gbps UCIe™ IP on TSMC 3nm for the IP Ecosystem, Unleashing Next Generation of AI Chiplet Connectivity
- Open Compute Project Expands Open Chiplet Economy Ecosystem
- Current And Future Challenges For An Open Chiplet Ecosystem
- Alphawave Semi to Reveal Ecosystem and Key Architectures Unlocking Generative AI Potential at EE Times' "Chiplets: Building the Future of SoCs" Seminar
Latest News
- Open Compute Project Expands Open Chiplet Economy Ecosystem
- Arm Sets the Standard for Open, Converged AI Data Centers
- InPsytech showcases 3nm UCIe 3.0 technology at OCP 2025, Accelerating Innovation in Chiplet Ecosystem
- Ayar Labs Appoints Vivek Gupta as Chief Strategy Officer to Lead Hyperscaler Collaborations and Accelerate CPO Adoption
- ASML appoints next Chief Technology Officer