Low Latency, high speed DDR5 and memory controller
Low Latency, high speed DDR5 and memory controller; includes multi-core CPU with L1 and L2 caches.
- Expand memory capacity and bandwidth
- Secure boot with CPU and encryption
Additional data available! Features, portability, process node, and more can be viewed by logging in with your Chiplet Marketplace account.
- See the entire Low Latency, high speed DDR5 and memory controller datasheet
- Get in contact with Low Latency, high speed DDR5 and memory controller Supplier
Related Chiplets
- Reconfigurable 112G SerDes IO with integrated protocol controllers, security IP and UCIe PHY and Controller IP
- Active silicon interposer integrating networking functionality, 3D CLINK chiplet interfaces, and 2D UCIe chiplet interfaces
- Memory Chiplet
- LPDDR4 Memory Chiplet
- 400G Transmitter Chiplet for 400G, 800G and 1.6T Pluggable Transceivers
- High-Density Electronic-Photonic Chiplet