Advanced Packaging and Chiplets Can Be for Everyone
By Boris Chau, Project Leader, Faraday Technology Corporation
EETimes (November 29, 2024)
The chiplet revolution is upon us. What began in laboratories as multi-die science projects has eventually evolved. A giant company like AMD, Intel or Nvidia can produce—either at TSMC or, in Intel’s case, internally—a giant, startlingly expensive CPU or GPU multi-die assembly using advanced packaging to achieve remarkable density, power efficiency and performance.
However, the real promise of chiplets is something different: to democratize the design of complex silicon systems so that even systems developers and small-fabless semiconductor companies could develop them.
Today, there are both promising signs and notable obstacles to this vision. But I believe it is already possible for a modest design team to achieve a chiplet-based design today. However, that requires a good understanding of the variables involved and how to manage these in delivering the final design. Very likely today, this will involve using an external partner with that expertise.
This advance cannot come too soon. As the package becomes a critical factor in system performance, integrating multiple semiconductor dies—often designed and manufactured by different companies—within the same package will be essential.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Technical Papers
- High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
- Workflows for tackling heterogeneous integration of chiplets for 2.5D/3D semiconductor packaging
- Intel Delivers Cutting-Edge Process Technologies to the Data Center with Intel 18A and Advanced Chiplet Packaging
- Ammonia Plasma Surface Treatment for Enhanced Cu–Cu Bonding Reliability for Advanced Packaging Interconnection
Latest Technical Papers
- Enhancing Test Efficiency through Automated ATPG-Aware Lightweight Scan Instrumentation
- Modeling Chiplet-to-Chiplet (C2C) Communication for Chiplet-based Co-Design
- Die-Level Transformation of 2D Shuttle Chips into 3D-IC for Advanced Rapid Prototyping using Meta Bonding
- STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
- MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules