More Data, More Redundant Interconnects
Circuits are being pushed harder and longer, particularly with AI, speeding up the aging of data paths. Photonics adds its own complications.
By Ed Sperling, Semi Engineering | May 19th, 2025
In the past, nearly all redundant data paths were contained within a planar chip using a relatively thick silicon substrate. But as chipmakers migrate from planar SoCs to multi-die assemblies, many of the data paths in a package are external. Chiplets need to communicate with other chiplets and various memories scattered throughout a package, and they need to move more data back and forth, which generates heat due to the resistance of the wires. Compounding that, the substrates need to be thinned out because that speeds up the signals, which reduces thermal conductivity.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Chiplets Make Case for More Apps
- How does UCIe on chiplets enable optical interconnects in data centers?
- Imec: Breaking Connectivity Wall with Silicon Photonics and More
- Testing For Thermal Issues Becomes More Difficult
Latest News
- Alphawave Semi Tapes Out Breakthrough 36G UCIe™ IP on TSMC 2nm, Unlocking Foundational AI Platform IP on Nanosheet Processes
- How Secure Are Analog Circuits?
- Sarcina Technology advances photonic package design to address key data center challenges
- Imec demonstrates 16nm pitch Ru lines with record-low resistance obtained using a semi-damascene integration approach
- Siemens expands OSAT Alliance membership to build domestic semiconductor supply chains