Malaysia plans $100bn boost to power fabs, chiplets, leading edge logic
The government of Malaysia wants to attract $100bn of investment in power fabs, advanced chiplet packaging and leading edge logic over the next seven years
By Nick Flaherty, eeNews Europe (May 30, 2024)
The National Semiconductor Strategy (NSS) announced in Malaysia this week at Semicon SouthEast Asia has three phases, from boosting the existing power fabs to chiplet packaging and then building leading edge fabs for logic and memory. It is aiming to stimulate over $100bn of investment from $5bn of subsidies says prime minister Anwar Ibrahim, attracting investment that previously would have gone to China.
“Geopolitical dynamics aside, a robust multinational semiconductor production remains vital for humankind’s survival, particularly as we are running out of time in our climate action and risk mitigation. Today, I offer our nation as the most neutral and non-aligned location for semiconductor production, to help build a more secure and resilient global semiconductor supply chain,” he said.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- DreamBig Semiconductor Announces Partnership with Samsung Foundry to Launch Chiplets for World Leading MARS Chiplet Platform on 4nm FinFET Process Technology Featuring 3D HBM Integration to Solve Scale-up and Scale-out Limitations of AI for the Masses
- EdgeCortix Receives 4 Billion Yen Subsidy from Japan’s NEDO to Advance Energy-Efficient AI Chiplets for Post-5G Communication Systems
- Socionext Announces Collaboration with Arm and TSMC on 2nm Multi-Core Leading CPU Chiplet Development
- Faraday Unveils 2.5D/3D Advanced Package Service for Chiplets
Latest News
- Untether AI Enters Into a Strategic Agreement with AMD
- Alphawave Semi Tapes Out Breakthrough 36G UCIe™ IP on TSMC 2nm, Unlocking Foundational AI Platform IP on Nanosheet Processes
- How Secure Are Analog Circuits?
- Sarcina Technology advances photonic package design to address key data center challenges
- Imec demonstrates 16nm pitch Ru lines with record-low resistance obtained using a semi-damascene integration approach