How AI Will Define the Next Silicon Supercycle
By Kevork Kechichian, EVP, Solutions Engineering, Arm
EETimes | March 10, 2025
Silicon technologies define the billions of devices we use today, as well as powering solutions in the data center and cloud that are vital for processing in the age of AI. However, with the meteoric rise of AI creating yet more demand for compute and ongoing push for smaller processing nodes, the cost and complexity of chips continue to rise at an unprecedented rate.
In fact, according to McKinsey estimates, the total generative AI compute demand could reach 25×1030 FLOPs by 2030, which vastly exceeds the performance of current supercomputers and AI systems. Therefore, efficient AI processing through silicon remains a core consideration for the industry.
As a result, the semiconductor industry currently sits at an inflection point that will ultimately require a transformation in silicon design, development and deployment. The next big silicon supercycle will unleash life-changing innovation and decades of unprecedented engineering creativity.
Here are my seven predictions for how this will happen:
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- How to Build a Better “Blackwell” GPU Than Nvidia Did
- Xallent and MPI Announce Strategic Partnership to Innovate and Accelerate the Development of Next Generation AI Chips
- Breaking the Memory Wall: How d-Matrix Is Redefining AI Inference with Chiplets
- Alphawave Semi and Arm to Present on Chiplets for Architecting Next-Generation Terabit AI Networks at the TSMC OIP Ecosystem Forum North America
Latest News
- Untether AI Enters Into a Strategic Agreement with AMD
- Alphawave Semi Tapes Out Breakthrough 36G UCIe™ IP on TSMC 2nm, Unlocking Foundational AI Platform IP on Nanosheet Processes
- How Secure Are Analog Circuits?
- Sarcina Technology advances photonic package design to address key data center challenges
- Imec demonstrates 16nm pitch Ru lines with record-low resistance obtained using a semi-damascene integration approach