Chiplet Summit to Focus on New Packages and AI Applications in 2025
Chiplets Increase Performance and Lower Cost
SAN DIEGO -- July 25, 2024 -- Chiplet Summit announces its third annual event on January 21-23 at the Santa Clara Convention Center. The 2025 meeting focuses on a new level in chip design: system-in-package (SiP). SiPs use advanced packaging to raise performance and reduce time-to-market. Co-optimization methods allow all design stages to proceed together. The event also covers supercomputer-in-a-package, a low-cost way to support generative AI.
The Summit features major vendor keynotes, expert tables, and technology and market updates. It also offers sessions on the open chiplet economy, die-to-die interfaces, and working with foundries. Designers will learn to develop leading-edge chips at low cost. An exhibit area will showcase the latest products.
“Chiplets help designers use the latest process nodes and packaging methods. They also allow faster updates and revisions,” said Chuck Sobey, Summit General Chair. He noted, “Specialists in all aspects of chip development will meet to ensure successful projects.”
About Chiplet Summit
Chiplet Summit, a product of Semper Technologies, showcases the emerging chiplet market. It features the people who are using chiplets in designs for processors, communications chips, and AI devices.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Credo to Exhibit at Chiplet Summit 2025
- Alphawave Semi ‘Redefines Connectivity’ in AI Hardware and Edge AI Summit 2024 Presentation on Chiplet Interconnects
- MSquare Technology Showcases Leadership in IP and Chiplet Innovation at the AI Hardware & Edge AI Summit
- Outlook 2025: Embracing the chiplet journey
Latest News
- Untether AI Enters Into a Strategic Agreement with AMD
- Alphawave Semi Tapes Out Breakthrough 36G UCIe™ IP on TSMC 2nm, Unlocking Foundational AI Platform IP on Nanosheet Processes
- How Secure Are Analog Circuits?
- Sarcina Technology advances photonic package design to address key data center challenges
- Imec demonstrates 16nm pitch Ru lines with record-low resistance obtained using a semi-damascene integration approach