Can Chiplets Solve Semiconductor Challenges?
By William G. Wong (ElectronicDesign), Syed Alam (Accenture)
With the right investments, chiplets can help solve long-standing industry challenges such as increasing costs and supply disruptions, resulting in a world where devices are more intelligent than ever.
For the past couple of decades, most semiconductor advances, capabilities, and innovations have happened on the front end. This technological progress has been accompanied by increasingly more complex designs and smaller geometries, currently culminating at the 3-nm process node. Lately, though, achieving Moore’s Law has become more challenging and costly, to the point where building a 5-nm chip is now more costly than building 10- and 7-nm chips combined.
As the benefits of scaling continue to decrease with each new node, chipmakers are turning back to a concept nearly a decade old: Rather than manufacture a chip on a single piece of silicon, they’re combining individual functional die, also known as “chiplets,” which might be the next frontier in achieving Moore’s Law and advanced manufacturing at scale.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- DreamBig Semiconductor Announces Partnership with Samsung Foundry to Launch Chiplets for World Leading MARS Chiplet Platform on 4nm FinFET Process Technology Featuring 3D HBM Integration to Solve Scale-up and Scale-out Limitations of AI for the Masses
- Chiplets Market to Reach USD 107.0 Billion by 2033; Amid Rising Demand for Advanced Semiconductor Solutions
- Empower Semiconductor Showcases High-Density Power Chiplets and Embedded Integrated Voltage Regulators at APEC 2024
- Innovation in the semiconductor market: chiplets pave the way to the future
Latest News
- Untether AI Enters Into a Strategic Agreement with AMD
- Alphawave Semi Tapes Out Breakthrough 36G UCIe™ IP on TSMC 2nm, Unlocking Foundational AI Platform IP on Nanosheet Processes
- How Secure Are Analog Circuits?
- Sarcina Technology advances photonic package design to address key data center challenges
- Imec demonstrates 16nm pitch Ru lines with record-low resistance obtained using a semi-damascene integration approach