The APECS Pilot Line: Heterointegration enabling Chiplet Applications
The semiconductor industry is increasingly relying on modular chiplet systems to maintain the exponential growth in computing power. Innovative technologies such as 3D heterointegration and electro-optical co-packaging play a central role in this endeavor.
The Fraunhofer Institute for Reliability and Microintegration IZM is actively promoting the development and integration of chiplet technologies as part of the APECS pilot line, which is being set up as part of the EU chip program to promote chiplet innovations and build up more research and production capacity for semiconductors in Europe.
In their interview, Rolf Aschenbrenner and Erik Jung from Fraunhofer IZM and Dr. Michael Töpper from the Research Fab Microelectronics Germany (FMD) speak about how the APECS pilot line helps companies introduce novel technologies in the field of advanced packaging and the integration of chiplets.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- Silicon Creations is Enabling the Chiplet Revolution
- Enabling the Chiplet Era
- The Future of Chiplet Reliability
- Three Key Takeaways from the First Annual Chiplet Summit
Latest Blogs
- Accelerating Scalable Computing
- Chiplets: The Building Blocks of Sustainability
- Arm Zena CSS – Accelerating Chiplet-Based SoC Design for AI-Defined Vehicles
- Exploring Alphawave Semi’s AlphaCHIP1600-IO Chiplet and its Real-World Applications
- AMI Outlines Full Support for Arm Total Design Chiplet Architecture to Custom Silicon Designers and Producers at APAC ATD Summit